Go back to the Job List
This post has expired! It was posted more than 152 days ago.
|
||
|
|
||
CPU ArchitectPosted by: Huawei USAPosted date: Tue, 18th Dec
Location: USA - California
About Futurewei Technologies FutureWei Technologies, Inc. (dba Huawei R&D USA) is a leader in ICT research and development. It develops optical networking; wireless networking, broadband access, data communications, and video conferencing products. The company provides enterprise network solutions, including data center, networking solutions, and cloud computing. FutureWei Technologies, Inc. also develops carrier network solutions comprising metro optical, long haul optical, optical networking, mobile network, and broadband. The company was founded in 2001 and has located its R&D Headquarters in Santa Clara, California, the heart of Silicon Valley. Hisilicon, founded in 2004, has stepped up its investment in R&D and has grown with the development of advanced semiconductor technologies. Today, Hisilicon has become an important innovative force in the semiconductor and opto-electronic sectors. By the end of 2011, Hisilicon has established R&D branches across eight countries, with more than 4,000 engineers dedicated to wire and wireless infrastructure networks, handsets, home networks and industrial terminals. Innovative products like ASICs, SOCs and high-end optical components have boosted the Internet development worldwide. We welcome you to join Hisilicon! Let’s enrich people’s communication and life through innovation!
CPU Architect Duties: To deliver a world-class SoC architecture for networking by: Analyzing pros/cons of existing CPU architectures Architecting CPU blocks. Writing architectural documents. Communicating to Modeling and Design Engineers about architecture details and intricacies. Reviewing simulation results.Experience: This position requires at least 10+ years of experience in ASIC/SOC design, and at least 6+ years experience related to CPU design. Qualified candidates will have participated in successful design cycles of high performance CPU’s and have successfully architected Modern CPU blocks such as pre-fetch, decode, rename, OoO, FPU, cache, etc. Candidates must have excellent intuition on CPU architecture tradeoffs. Enjoy working in a highly dynamic environment and facing technical challenges. Candidates must have good verbal and written communication skills along with a strong team oriented attitude. Experience with modeling would be a plus along with C/C++ programming skill. |
| |
|
| |
|
| |
|
| |